Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment
نویسندگان
چکیده
Wave dynamic differential logic combined with differential routing is a working, practical technique to thwart side-channel power attacks. Measurement-based experimental results show that a differential power analysis attack on a prototype IC, fabricated in 0.18μm CMOS, does not disclose the entire secret key of the AES algorithm at 1,500,000 measurement acquisitions. This makes the attack de facto infeasible. The required number of measurements is larger than the lifetime of the secret key in most practical systems.
منابع مشابه
A Side-Channel Leakage Free Coprocessor IC in 0.18μm CMOS for Embedded AES-based Cryptographic and Biometric Processing
Security ICs are vulnerable to side-channel attacks (SCAs) that find the secret key by monitoring the power consumption and other information that is leaked by the switching behavior of digital CMOS gates. This paper describes a side-channel attack resistant coprocessor IC and its design techniques. The IC has been fabricated in 0.18μm CMOS. The coprocessor, which is used for embedded cryptogra...
متن کاملA Standard Cell-Based DPA Attack Countermeasure using Homogeneous Dual-Rail Logic (HDRL)
DPA (Differential Power Analysis) attacks statistically find the correlation between power consumption and secret data in crypto-hardware. WDDL (Wave Dynamic Differential Logic) is a standard cell-based countermeasure for DPA and guarantees a 100% switching factor to shield the power information. However, our experiments observe that WDDL fails to compensate the power imbalance. This paper prop...
متن کاملSuccessful Attack on an FPGA-based Automatically Placed and Routed WDDL+ Crypto Processor
In this paper, we report the first successful attack on a DES crypto co-processor protected by the “Positive” Wave Dynamic Differential Logic (WDDL+) and embedded in a Field Programmable Gates Array (FPGA). This attack is unambiguous as the full key is retrieved. We experimentally show that this countermeasure resists to Differential Power Analysis (DPA), but can be broken by a totally non-inva...
متن کاملA Practical DPA Countermeasure with BDD Architecture
We propose a logic-level DPA countermeasure called Dualrail Pre-charge circuit with Binary Decision Diagram architecture (DPBDD). The proposed countermeasure has a dual-rail pre-charge logic style and can be implemented using CMOS standard cell libraries, which is the similar property to Wave Dynamic Differential Logic (WDDL). By using novel approaches, we can successfully reduce the early prop...
متن کاملSecurity Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style
In recent years, some countermeasures against Differential Power Analysis (DPA) at the logic level have been proposed. At CHES 2005 conference, Popp and Mangard proposed a new countermeasure named Masked Dual-Rail Pre-Charge Logic (MDPL) which combine dual-rail circuits with random masking to improve Wave Dynamic Differential Logic (WDDL). The proposers of MDPL claim that it can implement secur...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005